

**SE202 - Digital Electronics**

P. Pages : 2

Time : Three Hours



**GUG/W/24/13804**

Max. Marks : 80

- Notes :
1. All questions carry marks as indicated.
  2. Assume suitable data wherever necessary.
  3. Illustrate your answers wherever necessary with the help of neat sketches.

1. a) Simplify  $Y = AB' + (A'+B)C$  using Boolean algebra. 4
- b) Solve : 6
- i)  $(101.11011)_2 = (?)$  Decimal
  - ii)  $(345)_{10} = (?)$  Excess-3
  - iii)  $(11001)_2 = (?)$  2's complement
- c) Prove NAND and NOR gate is a universal gate. 6

**OR**

2. a) Subtract 4110 from 6810 using 1's complement. 4
- b) State and Prove Distributive Law. 4
- c) Explain the operation of 2-Input TTL AND gate. 8
3. a) Minimize using K-Map  $F = \text{IIM}(0, 1, 4, 6)$  4
- b) Realize 16:1 Multiplexer using 4:1 Multiplexer only. 6
- c) Design 3-bit Grey to Binary code convector. 6

**OR**

4. a) Design 4 bit BCD adder. 8
- b) Minimize the function using McClusky  $F = \Sigma(0, 1, 2, 8, 10, 11, 14, 15)$  8
5. a) Define Setup Time and Hold Time in Flip flop. 4
- b) Convert D flip flop to JK Flip Flop. 6
- c) Explain 4-bit SISO and SIPO shift register. 6

**OR**

- |           |    |   |          |
|-----------|----|---|----------|
| <b>6.</b> | a) | Explain JK Flip Flop give its Characteristic Table, Characteristic Equation and Excitation table.   | <b>8</b> |
|           | b) | Design a Mod-6 synchronous counter using JK Flip Flop with separate logic circuitry for each J and K input. Construct a state to determine whether the counter is self starting or not? | <b>8</b> |
| <b>7.</b> | a) | Explain the operation of Sample and hold circuit with diagram? Why Sample and hold circuit is used in ADC.  | <b>8</b> |
|           | b) | Define resolution, accuracy, settling time and dynamic non linearity of DAC.  | <b>8</b> |

**OR**

- |           |    |  |          |
|-----------|----|--|----------|
| <b>8.</b> | a) | Write short note on 3 bit R-2R ladder DAC.               | <b>8</b> |
|           | b) | Describe Successive approximation A/D convertor.         | <b>8</b> |
| <b>9.</b> | a) | Explain the classification and characteristic of memory. | <b>8</b> |
|           | b) | Draw and explain architecture of CPLD.                   | <b>8</b> |

**OR**

- |            |    |   |          |
|------------|----|---|----------|
| <b>10.</b> | a) | Design a PROM structure for the following function<br>$F1 = \sum m(0, 1, 8, 11, 12, 15)$ ; $F2 = \sum m(2, 3, 6, 7, 8, 9, 12, 13)$ ;<br>$F3 = \sum m(1, 3, 7, 8, 11, 12, 15)$ ; $F4 = \sum m(0, 1, 4, 8, 11, 12, 15)$ . | <b>8</b> |
|            | b) | Design a 2-bit comparator using PLA.  | <b>8</b> |

\*\*\*\*\*